

QUAD development

Fred Hartjes NIKHEF

Nikhef/Bonn LepCol meeting October 9, 2017

the set of the

DAQ and continuation

- Thanks to Bas first electrical QUAD now fully operational using 4 class D chips
- Using Nikhef SPIDR board
- Chips can be addressed, configured, data read out
 - Minor modification on wire bonding scheme
- Temperature reading available
- One resistor to be added to the LV power board
 - Avoiding faulty over-temperature shutdown




- We may consider ordering soon another five wirebond boards/flexes for the second prototype series
 - After minor modifications
 - Holes for guard screws
 - Modified guard
 - HV board
 - ~15 k €
- Wafers
 - 2 high yield wafers available at Nikhef
 - 2 low yield wafers on the way from CERN to Nikhef
 - All to be sent to Yevgen as soon as they are have arrived at Nikhef




Next electrical module

- Waiting for chip addresses from Jochen to select acceptable chips
- Alignment of chips easily: within an hour
 - Additional routine to verify the chip position afterwards
- Also wire bonding rapidly (automatic bonder)
- 1 day electrical testing (Bas)
- **3** days for making the HV connection to the grids
 - 3 partly critical glue steps







Fred Hartjes

Chip inventory


- 2 class D, reasonable grid
 - H3; G4
 - Both bad: > 35k bad pixels
- Received from Jochen September 27:
 - 6 class A poor grid (wrinkles)
 - 2 class B bit less poor grid
 - 3 class C mediocre grid
 - **8** class D reasonable grid
- How well can we use class D?
 - May have unlimited number of bad pixels
 - Often > 50k
- Whole wafer W15 (105 chips):
 - **28** class D, 11 may be usable
- We need at least 8 chips for the next two electrical QUADs + few spares





Map W15





Die	Date	Category	Log	Results	Details
W15_A5	2014/12/05 18:44:31	V	<u>37.0 KB</u>	<u>3.1 KB</u>	<u>28.3 KB</u>
W15_A6	2014/12/05 18:44:11	к	57.4 KB	3.1 KB	<u>34.9 KB</u>
W15_A7	2014/12/05 17:44:15	Α	<u>67.6 KB</u>	<u>4.4 KB</u>	<u>1.2 MB</u>
W15_B4	2014/12/05 19:50:09	D	<u>364.3 KB</u>	<u>4.3 KB</u>	<u>967.2 KB</u>
W15_B5	2014/12/05 18:44:45	D	<u>857.9 KB</u>	<u>4.3 KB</u>	<u>920.2 KB</u>
W15_B6	2014/12/05 18:40:21	А	<u>59.7 KB</u>	<u>4.4 KB</u>	<u>1.2 MB</u>
W15_B7	2014/12/05 17:47:40	К	<u>57.0 KB</u>	<u>3.1 KB</u>	<u>35.8 KB</u>
W15_B8	2014/12/05 17:43:55	к	62.1 KB	<u>3.1 KB</u>	<u>38.4 KB</u>
W15_B9	2014/12/05 17:04:48	V	<u>36.7 KB</u>	<u>3.1 KB</u>	28.0 KB
W15_C10	2014/12/05 17:00:43	D	<u>999.5 KB</u>	<u>4.3 KB</u>	908.6 KB
W15_C3	2014/12/05 19:53:30	V	<u>36.9 KB</u>	<u>3.1 KB</u>	<u>28.2 KB</u>
W15_C4	2014/12/05 19:46:19	D	<u>65.1 KB</u>	4.4 KB	1.2 MB
W15_C5	2014/12/05 18:47:58	V	<u>36.9 KB</u>	<u>3.1 KB</u>	<u>28.2 KB</u>
W15_C6	2014/12/05 18:36:27	D	<u>94.4 KB</u>	<u>4.4 KB</u>	<u>1.2 MB</u>
W15_C7	2014/12/05 17:48:00	D	858.2 KB	<u>4.3 KB</u>	880.3 KB
W15_C8	2014/12/05 17:40:05	С	<u>59.0 KB</u>	<u>4.4 KB</u>	<u>1.2 MB</u>
W15_C9	2014/12/05 17:05:02	D	<u>941.4 KB</u>	<u>4.3 KB</u>	294.5 KB
W15_D10	2014/12/05 16:56:51	D	<u>81.1 KB</u>	<u>4.4 KB</u>	<u>1.2 MB</u>
W15_D2	2014/12/05 20:28:27	К	<u>64.0 KB</u>	<u>3.1 KB</u>	<u>36.3 KB</u>
W15_D3	2014/12/05 19:53:43	D	<u>78.1 KB</u>	<u>4.4 KB</u>	<u>1.2 MB</u>
W15_D4	2014/12/05 19:42:49	D	894.2 KB	<u>4.3 KB</u>	<u>894.8 KB</u>
W15_D5	2014/12/05 18:48:11	D	<u>192.3 KB</u>	<u>4.4 KB</u>	1.2 MB
W15_D6	2014/12/05 18:32:42	А	<u>59.0 KB</u>	<u>4.4 KB</u>	<u>1.2 MB</u>
W15_D7	2014/12/05 17:51:09	D	<u>80.4 KB</u>	<u>4.4 KB</u>	<u>1.2 MB</u>
W15_D8	2014/12/05 17:39:51	V	<u>36.5 KB</u>	<u>3.1 KB</u>	28.1 KB
W15_D9	2014/12/05 17:08:26	V	<u>36.7 KB</u>	<u>3.1 KB</u>	<u>28.5 KB</u>
W15_E10	2014/12/05 16:56:32	К	52.6 KB	<u>3.1 KB</u>	<u>35.4 KB</u>
W15_E11	2014/12/05 16:31:26	R	<u>4.9 KB</u>	<u>119.0 B</u>	<u>2.5 KB</u>
W15_E11	2014/12/05 16:43:15	К	<u>247.9 KB</u>	<u>3.1 KB</u>	50.3 KB
W15_E2	2014/12/05 20:28:07	к	<u>62.6 KB</u>	<u>3.1 KB</u>	<u>35.7 KB</u>
W15_E3	2014/12/05 19:57:34	V	<u>36.7 KB</u>	<u>3.1 KB</u>	<u>28.4 KB</u>
W15_E4	2014/12/05 19:42:35	V	<u>36.7 KB</u>	<u>3.1 KB</u>	28.1 KB
W15_E5	2014/12/05 18:51:59	В	<u>61.5 KB</u>	<u>4.4 KB</u>	<u>1.2 MB</u>
W15_E6	2014/12/05 18:32:23	К	<u>62.0 KB</u>	<u>3.1 KB</u>	<u>34.7 KB</u>
W15_E7	2014/12/05 17:55:02	D	<u>321.0 KB</u>	<u>4.3 KB</u>	<u>933.0 KB</u>

> 1024 bad pixels, no upper limit

```
"good" class D chips (11 out of 28)
```

- Few hundred randomly situated dead pixels

 12269691
 Final_categorization
- Few dead columns
- Example: chip D3
 - Bad pixels: 291
 - Bad columns: 2
 - Bad super pixels: 31
 - Log file: 78.1 k
- "bad" class D chips (17, easily selected by size of the log file)
 - 50 k 64 k bad pixels
 (practically all pixels are bad)
 - Example: Chip D4
 - Bad pixels: 49564
 - Bad columns: 256
 - Bad super pixels: 8147
 - Log file 894.2 k


Chip C4


15502021	rindi odocyclibacion					
[226973]	Found 256 bad pixels in column 192					
[226974]	Found 13 bad pixels in column 230					
[226974]	Found 12 bad pixels in column 231					
[226985]	Found 8 bad pixels in super pixel dc=115 sp=53					
[226985]	Found 8 bad pixels in super pixel dc=115 sp=54					
[226985]	Found 8 bad pixels in super pixel dc=115 sp=55					
[226987]	Bad pixels : 307					
[226987]	Bad columns : 3					
[226987]	Bad super pixels : 3					
12269871	Chip category D					

Class D chips

- Results so far using a dummy chip (class E)
- Using verification routine afterwards
- We refer to the bonding pads
 - Grid presently not sufficiently reliable (wrinkles)
- Error in X: ~10 μm
 - Partly systematic by pressing the chip on the double sticky tape
 - We may anticipate on this
- Error in Y: normally $0 3 \mu m$
 - measuring error of microscope system
- Errors stable for several days
 - No sign of creep
- But alignment is done using **two** reference corners for only **two** chips at a time
 - We depend on the real dimensions of the COCA

Metrology







Metrology (cntd)


- We will compensate an error due to wrong COCA dimensions
 - Adapting the chip positions to COCA dimension
 - We have a screw micro meter to measure the COCA dimensions to µm resolution
 - Doing the verification on all four chips in one go





- All parts fabricated
- Assembly almost finished
 - Commissioning starting soon
- Expected to be operational this week
- One laser window on the front
- Two Kapton windows on the sides
- Laser scan volume 50 x 50 x 25 mm (X, Y, Z)





Summary

- Electrical QUAD 2 to be finished in ~1 week
- Testbox including installation and commissioning to be finished in ~1 week
 - First starting with laser measurements
 - Later to test beam (Bonn?)
- Who will run the laser setup, do the analysis?
- We have to work out further issues
 - Metrology
 - References in X, Y and Z
 - Create a data base with metrology results
- New PCBs have to be ordered after minor modifications
- Shortage of good chips with InGrid
 - We can only use mediocre chips for next two QUADs
 - We should start new InGrid production using the two low yield and two high yield wafers
 - Modified grid