Towards GPU-based tracking in ACTS and ATLAS

Stephen Nicholas Swatman May 3, 2024



Introduction – About Me & My PhD

- Finished a MSc at UvA + VU in 2019, graduation project at Nikhef
- Started a PhD in **CS** at **UvA (PCS)** + **CERN** in 2020
- Now writing up aim to defend in **autumn**
- Golden staple-like PhD thesis
- In this talk: very brief overview of my work, and some insights into **GPU tracking**

Problem Statement – Track Reconstruction

- Increased pile-up threatens to make track reconstruction infeasible for HL-HLC, FCC
- More efficient compute → more available
 resources → more interesting physics
- Compute complexity scales $\sim O(\mu^2)$
- This will require research into novel **algorithms**, novel **hardware**, etc.
- In my case: how can this run on **GPUs**?



Problem Statement – Track Reconstruction



Numbers by ATLAS, plot by me

10.1007/s41781-023-00111-y













GPU-like µarch

Can track reconstruction be implemented efficiently on massively parallel systems?

ACTS – A Common Tracking Software

- ACTS is A Common Tracking Software
- Goals are to be...
 - Feature complete
 - Well-written
 - Extensible
 - **Experiment-agnostic** (sPHENIX, ePIC, etc.)
 - an **R&D platform**
- Originally based on **ATLAS tracking**
- Now being migrated **back into Athena**



What are the challenges in developing track reconstruction algorithms to massively parallel architectures?

Problem Statement – State-of-the-Art

- Track reconstruction consists of a **task graph** of structurally different algorithms
- Here denoted according to their "13 dwarves" classification
- Varying degrees of **complexity** and **challenge**...



How can structured grid data be represented in order to maximize the efficiency of arbitrary computations?

Research – Vector Fields – Amuse Bouche

- Most experiment **magnetic fields** are fairly homogeneous, but not quite
- Those irregularities matter when e.g. **propagating particle motion**
- Storing ATLAS B-field: ~200 MB
- Accessed millions of times per second!
- How do we do that **quickly**?
- We don't even know how to do than on CPUs, and if we did it would not translate!



Source: ACTS Project

- Multi-dimensional data is everywhere HPC
 - Magnetic fields
 - But also CFD, lattice QCD, etc.
- Must be accessed very frequently in hard-to-predict patterns for iterative numerical methods
- Increasing **cache efficiency** can improve **performance** for these kernels
- Design space is large
 - Many **functional** and **non-functional** properties come into play



Source: Moritz Lehmann

- Interpolation methods (F & EF)
 - NN, linear, cubic, etc.
- Boundary checking (F & EF)
 - Wrap, mirror, zero, etc.
- Array layout (EF)
 - Row-major, column-major, *Morton*, etc.
- Coordinate transformation (F & EF)
 - Affine, polar, etc.
- Storage location (EF)
 - Main memory, CUDA memory, texture memory, etc.
- Potentially many more!
- Across many **devices** and with many access patterns



Source: Wikipedia

- We developed a **category-theoretical** method for **decomposing** this design space (like on the previous slide)
- Can be re-composed at **compile time** with zero run-time overhead
- Allows our method to serve as both a benchmarking suite and design space exploration tool...
- ...as well as a **library** for implementing heterogeneous multi-dimensional arrays



- This work was published in ICPE'23
- And it was nominated as candidate to the **best paper award**!
- https://doi.org/10.1145/3578244.3583723



Systematically Exploring High-Performance Representations of Vector Fields Through Compile-Time Composition

Stephen Nicholas Swatman* University of Amsterdam Amsterdam, The Netherlands s.n.swatman@uva.nl

Chank for

 Ana-Lucia Varbanescu
 Andy Pimentel

 University of Twente
 University of Amsterdam

 Enschede, The Netherlands
 Amsterdam, The Netherlands

 al.varbanescu@utwente.nl
 a.d.pimentel@uva.nl

Andreas Salzburger European Organization for Nuclear Research Geneva, Switzerland andreas.salzburger@cern.ch Attila Krasznahorkay European Organization for Nuclear Research Geneva, Switzerland attila.krasznahorkay@cern.ch

We present a novel benchmark suite for implementations of vector fields in high-performance computing environments to aid developers in quantifying and ranking their performance. We decompose the design space of such benchmarks into access patterns and storage backends, the latter of which can be further decomposed into components with different functional and non-functional properties. Through compile-time meta-programming, we generate a large number of benchmarks with minimal effort and ensure the extensibility of our suite. Our empirical analysis, based on real-world applications in high-energy physics, demonstrates the feasibility of our approach on CPU and GPU platforms, and highlights that our suite is able to evaluate performance-critical design choices. Finally, we propose that our work towards composing vector fields from elementary components is not only useful for the purposes of benchmarking, but that it naturally gives rise to a novel library for implementing such fields in domain applications.

CCS CONCEPTS

ABSTRACT

Software and its engineering → Software performance; Software libraries and repositories; Abstraction, modeling and modularity.

KEYWORDS

high-performance computing, benchmarking, vector fields, composition, meta-programming, CUDA

ACM Reference Format:

Stephen Nicholas Swattama, Ana-Lucia Varbaneccu, Andy Pimerttell, Andreas Salzburger, and Attila Krassenholeskay. 2023. Systematically Exploring High-Performance Representations of Vector Fields Through Comple-Time Composition. In Proceedings of the 2023 ACM/STPEC International Conference on Performance Engineering (ICEP 22), April 15–19, 2023. Condemy, Dartugal, ACM, New York, NY, USA. 12 pages. https://doi.org/10.1145/3578244.3383723

Also with European Organization for Nuclear Research



ICPE '23, April 15–19, 2023, Coimbra, Portugal © 2023 Copyright held by the owner/author(s). ACM ISBN 979-8-4007-0048-2/23/04. https://doi.org/10.1145/3578244.3583723 1 INTRODUCTION Vector fields are ubiquitous in a variety of domains sciences such as meteorology [34], oceanography [26], and high-energy physics [22]. When developing applications which rely on vector fields. finding efficient data structures for storing and methods for accessing such fields can be paramount to achieving high performance. Unfortunately, there is no universal solution-let alone a performant one-for representing vector fields in software: the design space is far too large and the requirements are far too varied. In terms of functional requirements [14], for example, some applications might require two-dimensional fields while others might require three-dimensional data. Non-functionally, applications may exhibit different access patterns which can significantly affect the performance of a given implementation. Finally, the landscape of hardware on which domain applications are executed has become more complicated than ever: traditional homogeneous computing systems now compete with heterogeneous systems equipped with a variety of accelerators [5]. Thus, domain scientists must find methods of storing and accessing vector fields in heterogeneous environments which guarantee high performance in specific applications

Currently, selecting representations of vector fields is an ad-hoc process based on developer experience and trial-and-error, neither of which provides any guarantees in finding the best-performing solutions. As far as we are aware, there are no comprehensive benchmark suites that can be used to systematically quantify and rank the performance of different vector field representations for a given application. In this paper, we introduce a systematic benchmarking approach that aims to cover the design space of vector field representations, to expose performance-relevant elements of this space, and to be easily extendable. To do so, we explicitly decompose the aforementioned design space into access patterns which nodel a field's usage, and storage backends which model the field's implementation. We then use compile-time meta-programming to generate benchmarks across the entire design space with far less effort than would be required by a conventional trial-and-error approach. Finally, we enable developers to directly apply the results of our benchmark suite through a novel library which exposes the same domain decomposition used by our suite for use in domain applications.

55

Research – Morton Layouts – Amuse Bouche



- The Morton curve provides **balanced locality** compared to row-major and column-major layouts
- Calculated by **interleaving** the bits of the **binary expansions** of the input coordinates!
 - Can be done efficiently on modern commodity hardware
- But what if you were to interleave the bits in **arbitrary patterns**?



 $f(5,3,4) = f(101_2, 011_2, 100_2) = 101010110_2 = 342_{10}$



- Turns out this gives you *very* large families of array layouts, all of which have **different cache properties**!
- We propose that **evolutionary algorithms** can be used to efficiently explore this design space
- We show that we can significantly **improve performance** – up to 10 times in extreme cases
- Automated, **problem-agnostic** optimisation method!

•>•>•>•>•>•>•>•>•>•>•	·> ·> ·> ·> ·> ·> ·> ·> ·> ·> ·> ·> ·> ·		+>+>+>+>+>+>+>+>+>+>+>+>+>+>+>+>+>+>+>
	******* ******	·* · · · · · · · · · · · · · · · ·	otoboke ptoboke
	++++++++++++++++++++++++++++++++++++++	·* · · · · · · · · · · · · · · · ·	++++++ +++++++++++++++++++++++++++++++
*****************	++++++ +++++++++++++++++++++++++++++++	· · · · · · · · · · · · · · · · · · ·	· * * * * * * * * * * * * * *
******	++++++++++++++++++++++++++++++++++++++	·*****	· * * * * * * * * * * * * *
******	·* · · · · · · · · · · · · · · · · · ·		
****************	· ******** , ** ** ****	·* · > · k · · * · > · k ·	18000kg 18000k
******	*******	.5	
(a) [0,0,0,1,1,1]	(b) [0,0,1,0,1,1]	(c) [0,0,1,1,0,1]	(d) [0,0,1,1,1,0]
X. X. X. X.		X . X. 1X. X.	·š. 7 7 7 7
· * * * * * * * * * * * * *	· · · · · · · · · · · · · ·	· · · · · · · · · · · · ·	•\$•/•\$•/•\$•/•\$•
· · · · · · · ·	·* · ·* · ·* · ·*	· · · · · · · · ·	· · · · · · · ·
·*************	**************************************	· · · · · · · · · · · ·	· · · · · · · · · ·
•3 •' •3 •' •3 •' •3.•	•\$• • <u>\$</u> • • <u>\$</u> • • <u>\$</u> •	·····	• * • • * • • * • • *
4747474	2721272	494 494	•2• •2• •2• •2•
•>• •>• •>•			••• •••
(e) [0,1,0,0,1,1]	(f) [0,1,0,1,0,1]	(g) [0,1,0,1,1,0]	(h) [0,1,1,0,0,1]
*** *** *** ***	*** *** ***		
·*• 7**• 7*• 7**•	· · · · · · · · · · · · · · · ·	*7*7*7*7*7*7*7*7*	4747474 47974 47974
•**• •**• •**•	·* · ·* · ·* · ·* ·	the datatat	and and a start at
	· · · · · · · · · · · · · · · · · · ·	WWWWWWW	VVVV VVVC
· · · · · · · · · · ·	· 20 - 20 - 20 - 20	* 7 7 7 7 7 7 7 7 7 7 7 7	2 74 74 74 4 74 74 74 74
• • • • • • • • • • •	· · · · · · · · · · · · · · · · · · ·		
· · · · · · · · · · · · · · · · · · ·	21 21 21 2	¥ 7 × 7 × 7 × 7 × 7 × 7 × 7 ×	4 74 74 74 4 70 74 74

(i) [0,1,1,0,1,0]	(j) [0,1,1,1,0,0]	(k) [1,0,0,0,1,1]	(l) [1,0,0,1,0,1]
7.7.7.7. 97.7.7.7.	* 7 + + 7 + + 7 + + 7 +	* 7 + 7 + 7 + 7 + 7 + 7	17 17 17 17
	VI VI VI VI	VI ZIVI Z	00000
¥ 74 74 74 4 4 74 74 74	1 74 4 74 4 74 4 74	4 74 4 74 4 74 4 74	474 474 474 474
	· · · · · · · · · · ·		
****	*7* *7* *7* *7*	*** *** ***	:서 :서 :서 :서
(m) [1,0,0,1,1,0]	(n) [1,0,1,0,0,1]	(0) [1,0,1,0,1,0]	(p) [1,0,1,1,0,0]
*******	********	*******	*******
		× × × × ×	3 3 3 3 3 3 3 3
*******	* # # # # # # # #	* # * # * # * #	4444444
//*/*/*/*/*	*/*/*/*/*/*/*/*	*/* */* */* */*	***
****	****	4444444	4444444
(-)[110001]	(-) [1 10010]	(-) [1 1 0 1 0 0]	(4) [1 1 1 0 0 0]
(q) [1,1,0,0,0,1]	(r) [1,1,0,0,1,0]	(s) [1,1,0,1,0,0]	(t) [1,1,1,0,0,0]

- This was accepted to ICPE'24
- To be presented in London next week!
- <u>https://doi.org/10.1145/3629526.3645034</u> (not yet active)



Using Evolutionary Algorithms to Find Cache-Friendly Generalized Morton Layouts for Arrays Stephen Nicholas Swatman* Ana-Lucia Varbanescu Andy D. Pimentel University of Amsterdam University of Twente University of Amsterdam Amsterdam. The Netherlands Enschede. The Netherlands Amsterdam, The Netherlands s.n.swatman@uva.nl a.l.varbanescu@utwente.nl a.d.pimentel@uva.nl Andreas Salzburger Attila Krasznahorkay CERN CERN Geneva Switzerland Geneva, Switzerland 2024 andreas.salzburger@cern.ch attila.krasznahorkav@cern.ch ABSTRACT between application requirements and bardware design requires programmers to carefully consider array layouts injective functions The layout of multi-dimensional data can have a significant impact eb which translate multi-dimensional indices into one-dimensional on the efficacy of hardware caches and, by extension, the performemory addresses. mance of applications. Common multi-dimensional layouts include Although array layouts do not impact the functional properties the canonical row-major and column-major layouts as well as the ю of programs, choosing a suitable layout can significantly impact Morton curve layout. In this paper, we describe how the Morton layout can be generalized to a very large family of multi-dimensional application performance in modern processors with complex cache data layouts with widely varying performance characteristics. We hierarchies [48]. Exploiting these caches is of critical importance posit that this design space can be efficiently explored using a comto achieving high performance in all but purely compute-bound Z applications, but doing so requires locality of access-both temporal vinatorial evolutionary methodology based on genetic algorithms. S and spatial-in memory. Kernels often exhibit locality in multiple To this end, we propose a chromosomal representation for such dimensions, and a well-chosen array layout maximizes the degree to layouts as well as a methodology for estimating the fitness of array which this application-level locality is translated to the address-level layouts using cache simulation. We show that our fitness function locality that caches are designed to exploit; as a result, that layout correlates to kernel running time in real hardware, and that our increases the efficacy of hardware caching and-by extension-the evolutionary strategy allows us to find candidates with favorable 0027 performance of an application. simulated cache properties in four out of the eight real-world ap-Data in two-dimensions is commonly laid out in row-major order plications under consideration in a small number of generations. (shown in Figure 2a for an 8 × 8 array) or column-major order (Fig-Finally, we demonstrate that the array layouts found using our ure 2t) which provide good locality of access in a single dimension, evolutionary method perform well not only in simulated environbut poor locality in all others. Thankfully, the design space for data ments but that they can effect significant performance gains-up to Xiv:2309 a factor ten in extreme cases-in real hardware. orderings-in two dimensions or more-extends far beyond these canonical layouts: the Morton layout (Figure 2f), for example, is CCS CONCEPTS a layout based on a space-filling curve which provides balanced locality between multiple dimensions [46, 62]. Our work explores a • Software and its engineering \rightarrow Software performance; • family of data layouts which generalize the Morton order, and allow Mathematics of computing -> Combinatorial optimization: • us to carefully tune the cache behavior in multiple dimensions to Information systems -> Data layout match a given application. ar The design space of the aforementioned family of data layouts KEYWORDS is dauntingly large; indeed, the number of possible layout for ar-Morton curve, Z-order curve, space-filling curves, array layout, rays at scales applicable to real-world problems is so large that multi-dimensional data, evolutionary algorithms, caching, locality it renders exhaustive search infeasible. In order to find suitable array layouts in tractable amounts of time, we propose to employ 1 INTRODUCTION genetic algorithms-heuristics known to be able to efficiently find Structured multi-dimensional data are ubiquitous in high-perforhigh-quality solutions in large search spaces [35]. To this end, we mance computing [9]: three-dimensional fluid simulations, dense design a chromosomal representation of Morton-like array layouts, linear algebra operations, and stencil kernels are just a few examples as well as a fitness function that uses cache simulation to estimate of applications which rely fundamentally on multi-dimensional the performance of individual array layouts. Finally, we evaluate arrays. In spite of the importance of such applications, however, our evolutionary strategy and the array layouts it discovers. most modern computer systems have one-dimensional memories In short, our paper makes the following contributions: from the perspective of the programmer, memory is nothing more than a very large one-dimensional array of bytes. This discrepancy • We characterize the design space given by a generalization Also with CERN. of the Morton array layout, and we show that that the size

How can the effects of thread imbalance in SIMT workloads be modelled and how can they be mitigated?

Research – Thread Imbalance – Amuse Bouche

- We know we cannot assign one event to one thread: **lockstep execution**
- Turns out we also cannot assign one module to one thread: **too imbalanced**
- We will need **fundamentally** different algorithms for **clustering**
- But can we **predict** what will work?
 - And can we use the graph on the right?



Research – Thread Imbalance

- A lot of our kernels are **imbalanced**: different threads execute **different amounts of work**
 - Different cluster sizes
 - Different branching factors
- This is not a problem on CPUs, but **strongly** impacts GPU performance
- Can be mitigated using **thread coarsening** or **thread refinement**
- But what is the **performance impact** of these techniques?



(a) Per-thread granularity: each thread in a thread group processes a single unit of work.

w ₀				w_1				w ₂				w3			
\tilde{t}_0	t_1	t_2	t ₃	t_4	t_5	t_6	t_7	t_8	t9	t_{10}	t_{11}	\tilde{t}_{12}	<i>t</i> ₁₃	t_{14}	t_{15}
ζ	ζ	ζ	ζ	ζ	ζ	ζ	ζ	ζ	ζ	Ş	3	ζ	ζ	ζ	ζ
\$	\$	\$	\$	5	5	5	5	i	i	I.	Ì	\$	\$	\$	\$
\checkmark	\checkmark	\checkmark	\checkmark	\$	\$	\$	2	\downarrow	\downarrow	\downarrow	\downarrow	\checkmark	\checkmark	\checkmark	\checkmark

(b) Intermediate granularity: threads in a thread group form subgroups, each processing a single unit of work.

t_0	t_1	t_2	t_3	t_4	t_5	t_6	t_7	t_8	t9	t_{10}	t_{11}	t_{12}	t_{13}	t_{14}	t_{15}
~~~~	~~~~	~~~~	~~~	~~~	~~~~	~~~~	~~~~	~~~~	~~~~	~~~~	~~~~	~~~~	~~~	~~~	~~~~

(c) Per-group granularity: all threads in a thread group process a single unit of work.

# **Research – Thread Imbalance**

- We propose a **statistical model** that can infer the overhead of SIMT execution
- Metric for "how suitable for GPU execution is this workload"
- Uses **only** distribution of **thread load**: no hardware details, etc.
- Allows **early evaluation** of feasibility of different **parallelism strategies**!



# Research – Thread Imbalance

- This work was published in MASCOTS'22
- Which was nice and also in Nice
- https://doi.org/10.1109/MASCOTS56607.2022.00026



### Modelling Performance Loss due to Thread Imbalance in Stochastic Variable-Length SIMT Workloads

Stephen Nicholas Swatman*[†], Ana-Lucia Varbanescu[‡], Attila Krasznahorkay[†], Andy Pimentel* * University of Amsterdam, Amsterdam, The Netherlands [†] European Organisation for Nuclear Research, Geneva, Switzerland [‡] University of Twente, Enschede, The Netherlands

performance consideration. Thread imbalance can emerge in iterative applications where workloads are of variable length, because threads processing larger amounts of work will cause impact on application performance. In this paper, we present a statistical model for quantifying the performance loss due to thread imbalance for iterative SIMT applications with stochastic, with minimal knowledge of the implementation details of the algorithm, relying solely on an understanding of the probability distribution of the lengths of the workloads. We validate our model against a synthetic benchmark based on a Monte Carlo simulation of matrix exponentiation, and show that our model of accuracy, predicting mean performance loss within a margin of 2%.

Index Terms-SIMT, imbalance, performance modelling

### I. INTRODUCTION

SIMT processors are able to pack significantly more process-using a dedicated benchmark running on an NVIDIA GPU. (MIMD) counterparts [2]

can be efficiently handed off to an SIMT device. The increased design process of (future) SIMT applications-in particular in raw processing power of these devices comes at the cost of terms of processing granularity-in domains where stochastic reduced flexibility, and algorithms must be carefully designed iterative processes are common, such as machine learning [5], to run efficiently on SIMT devices, lest their computational cryptography [6], graph processing [7], and scientific computprowess goes to waste. One important consideration when ing [8]. The importance of thread imbalance and granularity is programming SIMT devices is the concept of thread di-further supported by our own results, which show (in Table I) vergence. In an SIMT device, a group of threads can-by that thread imbalance in SIMT devices can lead to execution definition-perform only a single, common instruction at a that is nearly four times slower if thread granularity is not time; colloquially, these threads run in lockstep. Thus, cases chosen carefully.

Abstract-When designing algorithms for single-instruction where the execution paths of threads diverge will cause some multiple-thread (SIMT) devices such as general purpose graphics processing units (GPGPUs), thread imbalance is an important divergence in algorithms designed to run on SIMT devices, it can severely degrade performance [3].

Thread divergence emerges not only in situations with threads with less work to idle. This form of thread imbalance conditional branches in the common if-else sense, but it influences the design space of algorithms-particularly in terms can also arise in iterative processes in the form of thread of processing granularity-but we lack models to quantify its imbalance. When the number of iterations of a loop varies between threads, the result is divergence: threads will be idle until the thread with the largest amount of work has variable-length workloads. Our model is designed to operate performed the necessary number of iterations. Throughout this paper, we refer to workloads where the number of iterations is not fixed and may differ between threads as variable-length workloads. When the number of iterations is described by some probabilistic process, we refer to them as stochastic achieves nearly perfect accuracy. Compared to empirical data workloads. While it is well understood that thread imbalance extracted from real hardware, our model maintains a high degree in variable-length workloads is detrimental to the performance of SIMT devices [3], [4], we are unaware of any quantitative models that predict exactly how much performance is lost.

The question how we can model the impact of thread imbalance in stochastic variable-length workloads is the core focus of this paper. With this work, we are the first to design As the landscape of high-performance computing has and implement an accurate statistical model for the expected evolved over recent years, single-instruction multiple-thread performance loss of a given application, given only that it is (SIMT) processors-usually in the form of general-purpose an iterative process, that it is executed on an SIMT device, and graphics processing units (GPGPUs)-have become popular that the number of iterations required to complete the process for high-performance computation in many domains [1]. By follows a known (albeit arbitrarily complex) distribution. We sacrificing the independence of individual processing cores, validate our model using empirical measurements gathered ing cores, and thus provide much more raw processing power. The results of this validation show that our model agrees with compared to their traditional multiple-instruction multiple-data simulated data with a relative error of less than 0.1%, and that it agrees with measurements taken on a real device within 2%.

However, not every conceivable computational workload Our accurate model can help motivate more precisely the

How do the extra-functional properties of novel track reconstruction algorithms compare to state-of-the-art solutions?

# traccc – GPU Tracking Demonstrator

- Now: back to the application under study
- We have developed a **track reconstruction chain** for massively parallel devices
- Integrates **novel algorithms**
- Tracking on **TrackML** and **ODD**-like detectors



# traccc – GPU Tracking Demonstrator



# **ACTS Project – Subprojects**

### R&D consists of many **subprojects** for HEP and HPC in general

- **traccc**: tracking demonstrator
- **algebra-plugins**: linear algebra
- **detray**: detector description
- vecmem: memory management
- **covfie**: vector field storage
  - Plasma physics at HZDR

# **ACTS Project**



# Key Point – Reproducibility

- Aim: to write software and develop methods that can be **used and improved on** 
  - LHC lifetime: 17 more years
- Try to avoid "PhDware": software that becomes unusable after the end of the PhD
- Artifact evaluation tracks take extra effort but reward handsomely
  - Nice **stickers**
  - In some cases taken into account for reviews, rebuttals, etc.
- Also served on AE committees for SC, CGO, ICPE, and ICPP



# Results

- *Preliminary* results on **TrackML** data show that our GPU-based solutions work well
- **Outperform** similarly priced CPUs at **higher** pile-up values
- **Factor ~10** gain in throughput



Source: Guilherme Metelo Rita de Almeida

# **Outstanding Challenges**

- So far tested only on **simple geometries**: how do we integrate e.g. **ITk**
- **Combinatorial Kálmán Filter**: important step with high combinatorics
  - How do we **distribute branches** over threads?
- Integration into **Athena** is ongoing work
- How to **schedule** and **place** algorithms?
  - GPUs have **separate memories**: transfers are not free

# **Research – Throughput Models**

- Our scheduling is an open problem, but can we somehow estimate the **throughput** of our **task graph on heterogeneous systems**...
- ...using only the throughputs of the **individual kernels**?
- We propose that we can create an **optimistic upper bound** for this based on work in the data flow community
- Using linear programming we can solve a resource-constrained maximum flow problem!



$$\begin{array}{ll} \text{maximise} & \sum_{e \in E^-(t)} x_e f(e) \\ \text{subject to} & \forall v \in T' \setminus \{s, t\} : \sum_{e \in E^+(v)} x_e f(e) = \sum_{e \in E^-(v)} x_e f(e) \\ & \forall e \in E : 0 \le x_e \le 1 \\ & \forall r \in D \cup I : 0 \le \sum_{e \in Q(r)} x_e \le 1 \end{array}$$

# Conclusions

- ATLAS needs **aggressive R&D** to tackle **highµ compute challenges**
- Massively parallel track reconstruction
   under development in ACTS
- Despite **irregular workloads**, we can exploit **GPUs** well in **TrackML** and **ODD**
- **Performance** is very **competitive** at  $\mu \ge 100$
- Complex **geometries**, **scheduling**, and **placement** remain open questions



The ACTS project <u>https://github.com/acts-project/</u>



Bi-weekly R&D meeting https://indico.cern.ch/category/16958/