InGrid issues

Fred Hartjes


Nikhef/Bonn LepCol meeting
Okt 6, 2016

## Dyke width at 3 sides



## Chip to chip distance for Yevgen's grid



■ Chip to chip distance (silicon): 60 um
■ Last active pixel - first active pixel: 550 um

## Carrier width for Yevgen's grid



■ Carrier to carrier distance : 35 um

- Last active pixel - carrier edge: 285 um

■ Total carrier width: $285+249 * 55+550+249 * 55+285=28510 u m$

## Wide dyke opposite wire bonds



■ We have for Yevgen’s grid 250 x 256 active pixels

- More than anticipated

■ $2 \times 3 \times 256$ pixels obscured by dyke

- But chip dimensions are bit bigger

■ With now fixed at 28.51 mm
■ Length of chip still to be measured (microscope)

# SPARE 

■ In progress/ under discussion

## List of parameters

■ Going from one chip to another on same carrier

- 3 pixels sacrificed
- Going from one chip to another on neighbouring carrier
- 4 pixels sacrificed
- 28.6 => 28.435

| Mechanical |  |  | $r^{\text {a }}$ |  |  |  |  |  | remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Item | Values (um) |  |  | Angle (mrad) |  | Reference |  |  |  |
|  | X | Y | Z | hor. Plane | vert. planı | X | Y | Z |  |
| position InGrid of chips | $\pm 20$ | $\pm 20$ | $\pm 20$ | 1 | 1 | PCB ref marks | PCB ref marks | foot T |  |
| chip to chip distance | 60 |  |  |  |  |  |  |  |  |
| last pixel Ch1 1st pixel CH2 | 16 |  |  |  |  |  |  |  |  |
| chip to chip distance mod 1 to $\bmod 2$ | 11 |  |  |  |  |  |  |  |  |
| last pixel mod1 to 1st pixel mod 2 | 22 |  |  |  |  |  |  |  |  |
| module to module pitch | 2843 |  |  |  |  |  |  |  |  |
| position PCB ref marks | $\pm 20$ | $\pm 20$ | $\pm 100$ | 1 | 1 | carrier edge | carrier edge | carrier foot |  |
| Top guard electrode | $\pm 50$ | $\pm 50$ | $500 \pm 20$ | 10 |  | carrier edge | carrier edge | chip dyke |  |
| chip edge to PBC |  | 100 |  |  |  |  |  |  |  |
| chip dimension edge to edge |  | 14130 |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |
| Electrical | Value |  |  |  |  |  |  |  |  |
| Grid potential Vgrid (V) | $\sim-400 \pm 4$ |  |  |  |  |  |  |  |  |
| Grid supply resistor ( $\Omega$ ) | 100M |  |  |  |  |  |  |  | each chip |
| drift field E (V/cm) | -100 |  |  |  |  |  |  |  |  |
| Guard potential (V) | Vgrid +E*Zguard |  |  |  |  |  |  |  |  |
| Guard supply resistor ( $\Omega$ ) | 100M |  |  |  |  |  |  |  |  |

Nikhef/Bonn LepCol meeting. Nikhef. Oct 5, 2016

## Inter chip distance on same carrier

- Wafer cutting at IZM is very precise
- => We may position the chips very close to another
■ Going from one chip to another only two pixels are missing
■ => $165 \mu \mathrm{~m}$ distance between centre last pixel to first pixel
■ $60 \mu \mathrm{~m}$ edge to edge (nominal)

- Info from Martin van Beuzekom

| TP3 chip-chip distance | Schaal: 10:1 <br> Eenheden: mm <br> 8-7-2016 <br> Fred Hartjes |
| :--- | :--- |

TP3 chid-chip distance Fred Hartjes

Schaal: 10:1 Materiaal:


## Inter chip distance to another carrier

- Going from one chip to another three pixels are sacrified

■ => $220 \mu \mathrm{~m}$ distance between centre last pixel to first pixel

- $115 \mu \mathrm{~m}$ edge to edge (nominal)



## Assembly / alignment method

- Mount PCB on carrier

■ Refer to two carrier edges using jig with reference marks
■ AND refer to reference marks on PCB
■ Mount chips on carrier
■ 2 chips on one side simultaneously
■ XY: refer to grid hole pattern
■ rough alignment using bonding pads ( $\mathrm{N} \times 55 \mu \mathrm{~m}$ )
■ AND refer to reference marks on PCB
■ Z: refer to grid (fixed height of alignment jig)

- Mount guard electrode

■ XY: refer edges to reference marks on PCB (tolerance $100 \mu \mathrm{~m}$ )
■ Provide a 1 mm hole at the PCB reference marks
■ Z: let sides of the guard rest on dykes
■ Guard should fabricated bit hollow

- Module to module
- XY: refer to PCB reference marks

■ Sides
■ $2 \times 3$ pixels lost

## dykes

- Top

■ No pixels lost
■ Bottom
■ No pixels lost


