

InGrid issues



Nikhef/Bonn LepCol meeting Okt 6, 2016

Dyke width at 3 sides



6 6

Chip to chip distance for Yevgen's grid



- Chip to chip distance (silicon): 60 um
- Last active pixel first active pixel: 550 um

Carrier width for Yevgen's grid



Carrier to carrier distance : 35 um

- Last active pixel carrier edge: 285 um
- Total carrier width: 285 + 249*55 + 550 + 249*55 + 285 = 28510 um

Wide dyke opposite wire bonds



■ We have for Yevgen's grid 250 x 256 active pixels

- More than anticipated
- 2 x 3 x 256 pixels obscured by dyke
- But chip dimensions are bit bigger
- With now fixed at 28.51 mm
- Length of chip still to be measured (microscope)

SPARE

In progress/ under discussion

First approach, to be updated **List of parameters** Going from one chip to another on same carrier

- 3 pixels sacrificed
- Going from one chip to another on neighbouring carrier
 - 4 pixels sacrificed
 - $28.6 \Rightarrow 28.435$

■ In progress/ under discussion List of parameters							A		
Going from one ch	ip to anoth	er on sa	me ca	rrier			nde	atecith	(nn
	-p						heup	ernin	Bon
	a					10.1	io reserv	ince	
Going from one ch	ip to anothe	er on ne	eighbo	uring		-oach,	when not	313	
carrier	-		-	_	0	pro a N	I PLAN DE		
				irs	tar	on the	eve		
4 pixels sacrifice	ed			En	th'	12 .055 1			
■ 28.6 => 28.435				PU	n A	acce			
Mechanical				T T	eac				
Item	Values (um)			Angle (mrad)	R	Reference			remarks
	X	Y	Z	hor. Plane vert.	plan	(Y	Z	
position InGrid of chips	± 20	± 20	± 20	1	1 P	PCB ref marks	PCB ref marks	foot T	
chip to chip distance	6	0							
last pixel Ch1 1st pixel CH2	16	5							
chip to chip distance mod 1 to mod 2	11.	5							
last pixel mod1 to 1st pixel mod 2	22								
module to module pitch	2843	5							
position PCB ref marks	± 20	± 20	± 100	1	1 c	arrier edge	carrier edge	carrier foot	
Top guard electrode	± 50	± 50	500±20	10	1 c	arrier edge	carrier edge	chip dyke	
chip edge to PBC		100							
chip dimension edge to edge		14130							
Electrical	Value								
Grid potential Vgrid (V)	~-400± 4								
Grid supply resistor (Ω)	100M								each chip
drift field E (V/cm)	-10	0							
Guard potential (V)	Vgrid + E*Zgua	rd							
Guard supply resistor (Ω)	100M								

Inter chip distance on same carrier

- Wafer cutting at IZM is very precise
- We may position the chips very close to another
 - Going from one chip to another only two pixels are missing
 - => 165 µm distance between centre last pixel to first pixel
 - 60 µm edge to edge (nominal)

Info from Martin van Beuzekom



Inter chip distance to another carrier

- Going from one chip to another **three** pixels are sacrified
- => 220 µm distance between centre last pixel to first pixel
- 115 μm edge to edge (nominal)



Assembly / alignment method

Mount PCB on carrier

- Refer to two carrier edges using jig with reference marks
- AND refer to reference marks on PCB
- Mount chips on carrier
 - 2 chips on one side simultaneously
 - **XY**: refer to grid hole pattern
 - rough alignment using bonding pads (N x 55 μ m)
 - AND refer to reference marks on PCB
 - Z: refer to grid (fixed height of alignment jig)
- Mount guard electrode
 - XY: refer edges to reference marks on PCB (tolerance 100 μm)
 - Provide a 1 mm hole at the PCB reference marks
 - Z: let sides of the guard rest on dykes
 - Guard should fabricated bit hollow
- Module to module
 - XY: refer to PCB reference marks

Sides

2 x 3 pixels lost

dykes

Тор

No pixels lost

Bottom

No pixels lost



