

# Mounting /aligning a Quad for LepCol



Nikhef/Bonn LepCol meeting Sept 12, 2016

#### In progress/ under discussion

# First approach, to be updated, List of parameters Put this on a Nikher server with Going from one chip to another on same carrier

- 3 pixels sacrificed
- Going from one chip to another on neighbouring carrier
  - 4 pixels sacrificed
  - $28.6 \Rightarrow 28.435$

In progress/ under o		List of parameters							
Going from one ch	ip to anothe	er on sa	ime cai	rrier			ndi	atesith	nn)
<ul> <li>3 nivels sacrifice</li> </ul>	r d						beur	er	Bon
	ŭ					h.t	io f set	(inc.	
Going from one ch	ip to anothe	er on ne	eighbo	uring		roachs	kher ho	37	
carrier					a	opic a r	veryb		
- 1 nivele coorifice	4			rire	,t a	is on to	e		
4 pixels sacrifice	a			kn	x V	nis cess t			
■ 28.6 => 28.435				P	, e	lacco			
Mechanical				1	ea				
Item	Values (um)			Angle (mrad)		Reference			remarks
	X	Y	Z	hor. Plane vert.	plan	X	Y	Z	
position InGrid of chips	± 20	± 20	± 20	1	1	PCB ref marks	PCB ref marks	foot T	
chip to chip distance	6	0							
last pixel Ch1 1st pixel CH2	16	5							
chip to chip distance mod 1 to mod 2	11	5							
last pixel mod1 to 1st pixel mod 2	22								
module to module pitch	2843	5							
position PCB ref marks	± 20	± 20	± 100	1	1	carrier edge	carrier edge	carrier foot	
lop guard electrode	± 50	± 50	500±20	10	1	carrier edge	carrier edge	chip dyke	
chip dimension edge to edge		14130							
Electrical	Value								
Grid potential Vgrid (V)	~-400± 4								
Grid supply resistor (Ω)	100M								each chip
drift field E (V/cm)	-10	0							
Guard potential (V)	Vgrid + E*Zgua	rd							
Guard supply resistor (Ω)	100M								

### Inter chip distance on same carrier

- Wafer cutting at IZM is very precise
- We may position the chips very close to another
  - Going from one chip to another only two pixels are missing
  - => 165 µm distance between centre last pixel to first pixel
  - 60 µm edge to edge (nominal)

Info from Martin van Beuzekom



### Inter chip distance to another carrier

- Going from one chip to another **three** pixels are sacrified
- => 220 µm distance between centre last pixel to first pixel
- 115 µm edge to edge (nominal)



## Assembly / alignment method

#### Mount PCB on carrier

- Refer to two carrier edges using jig with reference marks
- AND refer to reference marks on PCB
- Mount chips on carrier
  - 2 chips on one side simultaneously
  - **XY**: refer to grid hole pattern
    - rough alignment using bonding pads (N x 55  $\mu$ m)
  - AND refer to reference marks on PCB
  - Z: refer to grid (fixed height of alignment jig)
- Mount guard electrode
  - XY: refer edges to reference marks on PCB (tolerance 100 μm)
  - Provide a 1 mm hole at the PCB reference marks
  - Z: let sides of the guard rest on dykes
    - Guard should fabricated bit hollow
- Module to module
  - XY: refer to PCB reference marks

#### Sides

■ 3 pixels lost



#### • Тор

6 pixels lost

#### Bottom

No pixels lost





Fred Hartjes

### Dyke widths

#### Presently

- 256 x 256 = 65536 pixels available
- 250 x 250 = 62500 (95.4%) used

#### Alternative

- Narrow top dyke to 3 pixels like side dykes
- => 63250 (96,5%) used
- Make bottom dyke (wire bond side) very wide ~ 1 mm without obscuring pixels

### **Reference slides**

# LepCol Quad type C

Being discussed, design will be adapted

#### Using 4 TPX3 chips

- Glued on carrier
- Grouped around a central PCB for controls, signals and power lines
- Mounted on carrier structure (Aluminium => carbon based material)

#### Active surface ~70%

Cooling by common ground plate





# **Basic elements of LepCol Quad**

- 1) 4 TPX3 chips + Ingrid
- 2) Connection PCB
  - 6 mm wide
  - Flex for
    - Power regulator LV + HV (grid + guard)
    - Signal/ control lines

#### Flexes loaded from aside

- Slits may be very narrow (< 1 mm)
- 3) Carrier block
  - Initially aluminium
  - To be fabricated in house or by spark erosion
  - Final carbon based material
    - Low mass
    - High thermal conductivity
- 4) Guard electrode
  - Thin ceramic metalized plate
  - Third support point will be added



Fred Hartjes

- Power regulation close to chips (< 2 cm)
  - Stabilising supply voltage from ~2.5 to 1.5 V
- Central PCB + signal flex + power board in one piece
  - No connectors between these elements
- $\sim 20$  W on power has to be cooled via carrier block
  - Max 40 W for extreme occupancy

# **Electronics**



### **PCB** with traces

- 19 metal layers
- Additional hole in centre for guard support





Fred Hartjes