

Contribution ID: 158

Type: Flashtalk with Poster

Studies on track finding algorithms based on machine learning with GPU and FPGA

Tuesday, 30 April 2024 14:25 (3 minutes)

Track finding in high-density environments is a key challenge for experiments at modern accelerators. In this presentation we describe the performance obtained running machine learning models for a typical Muon High Level Trigger at LHC experiments. These models are designed for hit position reconstruction and track pattern recognition with a tracking detector, on a commercially available Xilinx FPGA: Alveo U50, Alveo U250, and Versal VCK5000. We compare the inference times obtained on a CPU, on a GPU and on the FPGA cards. These tests are done using TensorFlow libraries as well as the TensorRT framework, and software frameworks for AI-based applications acceleration. The inference times obtained are compared to the needs of present and future experiments at LHC.

Primary authors: DI BELLO, Francesco Armando (University of Genoa); GIULI, Francesco (CERN); SAFAI TEHRANI, Francesco (INFN Roma1); ROSATI, Stefano (INFN Roma1); VENEZIANO, Stefano (INFN Roma1)

Presenter: CARNESALE, Maria

Session Classification: 1.4 Hardware acceleration & FPGAs

Track Classification: Session A