Deep Learning-Based Data Processing in Large-Sized Telescopes of the Cherenkov Telescope Array Observatory: FPGA Implementation

Carlos Abellán Beteta¹, Jahanzeb Ahmad², Iaroslava Bezshyiko¹, Christian Faerber², Tjark Miener³, Nicola Serra¹, Jean-Michel Vuillamy²

- 1. University of Zurich
- 2. Altera
- 3. University of Geneva









Universität Zürich^{uzH}

cherenkov telescope Cherenkov Telescope Array Observatory (CTAO) Universität Zürich^{ण्ટ∺}

- 5-10 times better sensitivity w.r.t. current generation
- 4 decades of energy coverage: 20 GeV to 300 TeV
- Improved angular and energy resolution
- Two arrays (North/South)



EuCAIFCon 2024, 30.04.2024






The Large-Sized Telescope

At the Observatorio Roque del Los Muchachos two types of telescopes:

- 4 Large-Sized Telescops (LSTs) - 9 Medium-Sized Telescopes (MSTs)



- LST-1 first telescope at north site:
- Telescope inaugurated in 2018

Gamma event

- Fully takes data since November 2019 LST-2, LST-3, and LST-4: under construction

LST SiPM camera (0.05°)

LST Advanced SiPM Camera

Improve duty cycle, robustness, stability using SiPMs
 Increase image granularity for better image feature extraction


- Fully digital readout for better upgradability and use of artificial intelligence at earliest stage of the readout chain

EuCAIFCon 2024, 30.04.2024

_ST PMT camera (0.1°)

herenkov:

telescope





Biggest FPGA Manufactures




•Altera® 30% share 80% share •Xilinx 50% share •Microsemi •Lattice Semiconductor •Achronix + •Flex Logix + 15% share •GOWIN Semiconductor Microchip Technology + •Efinix + •QuickLogic+

UltraScale+, UltraScale, /-series	Communications, Data Center, Aerospace & Defense Communications, data center, aerospace & defense, industrial, automotive, test & measurement, broadcast/ProAV, medical Aerospace & Defense, Medical, Industrial	Vivado Quartus Libero
	defense, industrial, automotive, test & measurement, broadcast/ProAV, medical	
RTG4, SmartFusion2	Aerospace & Defense, Medical, Industrial	Liboro
		Libero
iCE40, CrossLink	Consumer, Communications, Automotive	Lattice Diamond
Speedster7t, Speedcore	High Performance Computing, Networking & Telecom, Test & Measurement	ACE
EOS S3, ArcticLink 3, PolarPro 3	Mobile & loT, Audio & Voice, Displays	Sensor Development Kit
EFLX	Various Embedded Apps	Inference Compiler
GW1N, GW2N	Cost-sensitive Chinese Market	GOWIN EDA
Trion	General Purpose Embedded	Quantum Software
PolarFire, SmartFusion2, IGLOO2	Aerospace & Defense, Communications, Industrial	Libero
	EOS S3, ArcticLink 3, PolarPro 3 EFLX GW1N, GW2N Trion	Speedster/t, SpeedcoreTelecom, Test & MeasurementEOS S3, ArcticLink 3, PolarPro 3Mobile & IoT, Audio & Voice, DisplaysEFLXVarious Embedded AppsGW1N, GW2NCost-sensitive Chinese MarketTrionGeneral Purpose EmbeddedPolarFire, SmartFusion2, IGLOO2Aerospace & Defense, Communications,

* taken from Top 10 FPGA Manufacturers in The World



Biggest FPGA Manufactures



EuCAIFCon 2024, 30.04.2024

cherenkov

telescope

arrav



Deep Learning Inference on FPGA



ADVANTAGES	Predictable low latency and high throughput FPGAs give low latency for real- time applications, bypassing CPU	Low power consumption FPGAs allow to modify the hardware architecture to adjust power consumption. They parts of a chip can be used without involving the entire chip to reduce power consumption	Massively parallel data processing, customer data precision and data paths allows programming power to scale as much as needed.
DISADVANTAGES	Sophisticated programming FPGAs require specific engineering expertise to map custom circuits and the architecture of the hardware.	High initial cost This one follows from the previous disadvantage, because greater expertise results in higher cost per unit.	Complication with the code Most code samples won't easily migrate between GPUs and FPGAs.







- Deep learning models are trained on PCs with GPUs
- To maximise throughput and minimise latency for inference, it is advantageous to implement deep learning models in FPGAs for triggering.
- o One way write VHDL code
- Simpler way use deep learning compilers for FPGA.




We study possibilities and performances of both packages for implementing trigger DNN for LST Advanced Camera.







high level synthesis for machine learning









- User-friendly tool for the automatic build and optimization of DL models for FPGAs
- Reads as input models that have been trained with standard DL libraries
- Uses various high-level syntesis compilers as backend, depending on requirements.
- No loading weights from external sources (e.g. DDR, PCIe).
- Much faster access times (on-chip weights).
- HIs4ml was originally developed to process extremely high data rates at the (HL-)LHC
- Therefore, **support** for the **Xilinx** boards, commonly used in the ATLAS and CMS experiments, is much **more advanced** at the moment.
- HIs4ml support for Altera® devices is being implemented by Fermilab.

The network must be optimised for efficient use:

- compression: reducing the number of synapses or neurons
- quantization: reducing the precision of the calculations (inputs, weights, biases)
- parallelization: tuning the degree of parallelization to make inference faster/slower versus FPGA resources








The FPGAAI Suite is a powerful toolset provided (= supported) by Altera®

- High performance

Universität

Zürich^{⊍z∺}

- 3 679 resnet-50 frames per second at 90% FPGA utilisation with Intel® Agilex® 7 FPGA M-Series
- Easy system integration
- Simple and standardised processes
- AI front-end support
- Intel® OpenVINO[™] optimization
- Includes the Deep Learning Accelerator (DLA) IP Core, a hardware accelerator specifically designed for convolutional neural networks







Intel[®] FPGA AI Suite







Architecture is adaptable to support new or evolving networks



Model optimizer for creating network files
(.xml) and files with weights and biases
(.bin) for intermediate representation.

- DLA compiler to provide estimated area or performance metrics for a given architecture file or to create an optimized architecture file and compile the network.

- The compiled file is imported at runtime (Inference Engine API; FPGA AI)

- Allows mixed heterogeneous execution
- Enables different use cases of FPGA resources
- The architecture optimizer can be used to optimise the implementation for the specific network and achieve the best performance.

- Model optimizers configure the network for the best performance on Altera® hardware.







The final goal:

to port the deep convolutional neural networks (CNNs) for LST triggering created using a dedicated framework for IACT event reconstruction and data management of deeplearning-based image and waveform analysis techniques for IACT data.

Details about the model

"CNN-based models on calibrated waveforms for the Large-

Sized Telescope prototype of the Cherenkov Telescope Array" poster by Tjark Miener.

TensorFlow (Keras) trained models with a CNN block, a few dense layers and a softmax activation layer.Our studies:The size and number of CNN blocks vary in order to find an optimal compromise between throughput and physics performance.

Benchmark models for evaluation:

- ~ 6M parameters
- ~ 200k parameters
- ~ 50k parameters
- ~ 2k parameters

For the initial studies with hls4ml, a simple model with 3 hidden layers of 64, then 32, then 32 neurons was also used. Each layer use relu activation. One output layer with 5 neurons, finish with softmax activation.





hls4ml was originally developed by/for Xilinx users.

Inputs:

- The majority of hls4ml users use Xilinx
 - Support for Altera® has been implemented, but may not be fully mature yet
- All examples/documentation are intended for the Xilinx backend, it takes time to find the right configuration.
- The simple model was successfully executed with Quartus® (=Altera® backend).
- hls4ml uses the Intel® HLS compiler to convert the code to RTL and create a testbench.

Managed to run the Quartus® compilation on the RTL files created by hIs4ml with Intel® HLS Compiler backend for the simple DNN model. As results achieved to get QoR like fmax and resource utilisation

(200MHz on Intel® Arria® 10 PAC)

Reports Summary Views Views Area Analysis Area Analysis myproject.cpp Summary Conten Summary #include "myproject.h"
#include "parameters.h" Compile Infe Functions Project Name ./myproject-fpga Clock Frequency Summar "weights/h2. Quartus Estimated Resource Utilization Summar Arria10, 10AX115U1F45I15 HLS Estimated Resource Utilization Summar i++ Version 23.4.0 Build 31.1 Warnings Summary Quartus Version 23.4.0 Build 79 Pro myproject.cpp -o myproject-fp Tue Mar 5 16:01:40 202 Name myproject(input data) Quartus Eitter: Clock Frequency Compile Target F **Compile Estimated Fre** (MH₂ (MHz) (MHz) output data myproject(input data input Clock 1: 200.00 200.00 / hls-fpga-machine-learning insert of hls max concurrency(0) nent ii(1) Bottleneck Details





- When trying to compile the trigger model, the error reported in the past by developers for hls4ml with Intel® HLS compiler backend was received.

- The developers tell us that there was a **problem** with **CNN** support for the **Altera® backend** in the past due to:

1) The fact that you could not specify the buffer size of streams

2) The padding function seemed to be broken

- The Intel® High Level Synthesis (HLS) compiler is said to be deprecated in favour of the Intel® oneAPI IP Authoring Flow.

- For this reason, **hls4ml** has **stopped** the development for the Altera® (= **Intel® HLS Compiler**) backend and **started** to work on the **implementation** of the new Intel Intel® **oneAPI** backend.

- The Intel® oneAPI backend isn't yet available for public use.

At the moment there is no possibility to run our CNN on an Altera® FPGA with hls4ml. We are looking on how to patch the needed layers in the Intel® HLS Compiler support.

- Altera® took an interest in the hls4ml project and made its experts available to help with the development of Intel® oneAPI support. We are looking forward to the release of hls4ml with Intel® oneAPI support for Altera® FPGAs soon! :)





- + We have been working with the Altera® group since 2021, using the Intel® FPGA AI Suite to implement algorithms needed for particle physics (first official Intel® FPGA AI Suite release 2023).
 - Strong interest and support from Altera® in understanding our requirements, regular meetings, good feedback on the status of the package and perspective developments.
 - The package requires combined use with Intel® OpenVINO[™] for model optimization.
 - There is a certain time delay in supporting the latest Intel® OpenVINO[™] versions (= latest Tensorflow versions)
 - -Not all architectures/layers are supported, but new ones are constantly being added. Huge progress in support since 2021.
- + -We have experience with running inferences for various models on the server installed with the Intel® Arria® 10 PAC at the University of Zurich.
- We are not the typical customers with small "images" at high rates, the software is developed with image/video processing in mind.
- Intended for milliseconds latency in complex networks, not microseconds in simple networks like we intend





- Initially, only **200** inferences/s were achieved on the Intel® Arria® **10 PAC** card for the original model for high-level triggers in the LST Advanced Camera (6M parameters).

- The Altera® group advised increasing the clock rate to 600 MHz (standard 400 MHz) to determine the maximum achievable performance.

732 inferences/s on **Agilex® 7**. Assuming an implementation with 4 instances of the inference IP in Agilex® 7, this would result in 2928 inferences/s.

- The developers of the trigger model have succeeded in reducing the model sizes to almost two orders of magnitude (see poster by Tjark Miener).

- Problems occurred with the new models due to the different version support of TensorFlow/Intel® OpenVINO[™]/Intel® FPGA AI Suite.

- Altera® offered us the solution for version incompatibilities (should not be generally used, but the problem will be fixed with the new version of AI Suite).

N _{parameters}	6M	200k	50k	2 k
Throughput	732 fps	20 839 fps	22 131 fps	22 202 fps

- By optimising the architecture based on the graph of the network, ~ 40k fps could be achieved.
- These results are sufficient for the CTAO trigger rate.
- We are now working on evaluating the impact of the switch to FP16 on the physical performance of the model.



Summary



- The new advanced camera being developed for the large-sized telescope at CTAO North must be able to perform gamma/hadron separation at the trigger level at high rates
- DNN algorithms is developed to perform efficient triggering at high level
- DAQ of the trigger is planned to be done via PCIe400 network card equipped with an Altera® Agilex®7 FPGA card
- We have investigated two approaches to port the DNN trigger algorithm to an Altera® FPGA board: hls4ml and Intel® FPGA Al Suite
- HIs4ml provides better results in terms of maximum achievable throughput in perspective, but currently is very limited support for Altera® boards due to deprecation of the Intel® HLS compiler. Good potential with the release of the new Intel® oneAPI backend support.
- The Intel® FPGA AI Suite doesn't work with the latest Tensorflow models, but can easily be patched to do so. The problem should be fixed with the new version, most likely later this year
- We managed to reach 40k fps with one core on Agilex7 with AI Suite.
- Investigating the option of using HBM2e (High Bandwidth Memory) instead of onboard DDR4 memory, which would be available on the Agilex®7 M Series board.
- We're now working on investigating the effect of precision reduction on physics performance and using the better space of FPGA with architecture optimization.